Project

General

Profile

Actions
Copy link

Bug #9253

closed

ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_07_01_02_1: no viable alternative

Added by Alexander Kamkin about 6 years ago. Updated about 6 years ago.

Status:
Closed
Priority:
Normal
Assignee:
Alexander Kamkin
Target version:
0.1
Start date:
08/31/2018
Due date:
% Done:

0%

Estimated time:
Detected in build:
svn
Platform:
Published in build:

Description

module test;
  input in1, in2;
  output out1;
  nor (highz1,strong0) n1(out1,in1,in2);
endmodule
Actions
Copy link
 #1

Updated by Alexander Kamkin about 6 years ago

  • Subject changed from ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_07_01_02_1: to ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_07_01_02_1: no viable alternative
Actions
Copy link
 #2

Updated by Alexander Kamkin about 6 years ago

  • Status changed from New to Resolved

Bug fix in the grammar.

Actions
Copy link
 #3

Updated by Alexander Kamkin about 6 years ago

  • Status changed from Resolved to Closed
Actions
Copy link

Also available in: Atom PDF