Project

General

Profile

Overview

Verilog Translator (VeriTrans) is an ANTLR-based Verilog front-end in couple with some back-ends.

Licensing and Distribution

The VeriTrans package is distributed under the Apache License, Version 2.0, which implies the freedom to use the software for any purpose (to distribute it, to modify it and to distribute modified versions of the software) under the terms of the license, but requires preservation of the copyright notice and disclaimer.

The package can be downloaded from the Files page.

Spent time

0.00 hour

Details | Report

Latest news

Verilog Translator 0.1.2 released
Verilog Translator 0.1.2 has been released.
Added by Sergey Smolov about 1 month ago

Verilog Translator 0.1.1 released.
We are happy to announce the first release of the Verilog Translator tool.
Added by Sergey Smolov 3 months ago

View all news