Project

General

Profile

News

Verilog Translator 0.1.1 released.

Added by Sergey Smolov about 1 month ago

Verilog Translator (VeriTrans) is an ANTLR-based Verilog front-end that generates an internal
representation of the target description. The representation is based on an Abstract Syntax Tree
(AST) formalism and on Fortress library objects for expressions representation.

The tool can be downloaded from here

    (1-1/1)

    Also available in: Atom