Task #9198
closed
Implicit declarations support
Added by Mikhail Lebedev over 5 years ago.
Updated over 5 years ago.
Description
Implement implicit declarations of nets and variables (chapter 4.5 of IEEE 1364-2005 Verilog standard).
The following designs contain implicit declared variables:
vcegar-benchmarks/usb_phy/usb_phy_1.v : fs_ce
vcegar-benchmarks/cache_coherence/three_processor_bin_2.v : is_snoop
vcegar-benchmarks/cache_coherence/two_processor_bin_2.v : is_snoop
texas97-benchmarks/DLX/SDLX/sdlx.v : IRRW
texas97-benchmarks/p6bus/vl/p62_L_L_V01.v : CACHE_REQ
- Status changed from New to Resolved
- Status changed from Resolved to Verified
- Status changed from Verified to Closed
Also available in: Atom
PDF