Project

General

Profile

Actions
Copy link

Task #5872

closed

HDL file meta info

Added by Sergey Smolov over 9 years ago. Updated over 9 years ago.

Status:
Closed
Priority:
Normal
Assignee:
Sergey Smolov
Category:
Engine (Parser)
Target version:
0.1
Start date:
04/22/2015
Due date:
% Done:

100%

Estimated time:
Detected in build:
svn
Published in build:
20150701

Description

Keep HDL file name at top-level module meta-information.

Actions
Copy link
 #1

Updated by Sergey Smolov over 9 years ago

  • Category set to 127
Actions
Copy link
 #2

Updated by Sergey Smolov over 9 years ago

  • Status changed from New to Open
Actions
Copy link
 #3

Updated by Sergey Smolov over 9 years ago

  • % Done changed from 0 to 50

I've implemented this for VHDL.

The Verilog parser will be improved soon.

Actions
Copy link
 #4

Updated by Sergey Smolov over 9 years ago

  • Status changed from Open to Resolved
  • % Done changed from 50 to 100

Done for VHDL.

Actions
Copy link
 #5

Updated by Sergey Smolov over 9 years ago

  • Status changed from Resolved to Verified
Actions
Copy link
 #6

Updated by Sergey Smolov over 9 years ago

  • Status changed from Verified to Closed
  • Published in build set to 20150701
Actions
Copy link

Also available in: Atom PDF