

## Retrascope - Task #5872

### HDL file meta info

04/22/2015 11:37 AM - Sergey Smolov

<b>Status:</b>	Closed	<b>Start date:</b>	04/22/2015
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Sergey Smolov	<b>% Done:</b>	100%
<b>Category:</b>	Engine (Parser)	<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	0.1	<b>Published in build:</b>	20150701
<b>Detected in build:</b>	svn		
<b>Description</b>			
Keep HDL file name at top-level module meta-information.			

### History

#### #1 - 04/22/2015 11:37 AM - Sergey Smolov

- Category set to 127

#### #2 - 04/23/2015 03:39 PM - Sergey Smolov

- Status changed from New to Open

#### #3 - 04/23/2015 05:26 PM - Sergey Smolov

- % Done changed from 0 to 50

I've implemented this for VHDL.

The Verilog parser will be improved soon.

#### #4 - 04/24/2015 05:13 PM - Sergey Smolov

- Status changed from Open to Resolved

- % Done changed from 50 to 100

Done for VHDL.

#### #5 - 07/01/2015 10:36 AM - Sergey Smolov

- Status changed from Resolved to Verified

#### #6 - 07/01/2015 11:49 AM - Sergey Smolov

- Status changed from Verified to Closed

- Published in build set to 20150701