Project

General

Profile

Actions
Copy link

Task #5683

closed

STD_LOGIC/STD_ULOGIC processing

Added by Sergey Smolov over 9 years ago. Updated over 8 years ago.

Status:
Closed
Priority:
Normal
Assignee:
Sergey Smolov
Category:
Engine (Parser)
Target version:
0.1
Start date:
03/04/2015
Due date:
% Done:

100%

Estimated time:
Detected in build:
svn
Published in build:
0.2.1

Description

The signals of STD_LOGIC/STD_ULOGIC now are modelled as DataType.BOOLEAN variables.

If this is incorrect (in fact, we have 9-sign logic at VHDL), the corresponding processing procedure should be implemented (see corresponding TODOs).

Actions
Copy link
 #1

Updated by Sergey Smolov over 9 years ago

  • Subject changed from [vhdl][parser][cfg] STD_LOGIC/STD_ULOGIC processing to STD_LOGIC/STD_ULOGIC processing
  • Category set to 64
Actions
Copy link
 #2

Updated by Sergey Smolov over 8 years ago

  • Status changed from New to Resolved
  • % Done changed from 0 to 100
  • Published in build set to 0.2.1
Actions
Copy link
 #3

Updated by Sergey Smolov over 8 years ago

  • Status changed from Resolved to Closed
Actions
Copy link

Also available in: Atom PDF