RISC-V Instruction Set » History » Version 6
Andrei Tatarnikov, 05/09/2018 04:24 PM
1 | 1 | Alexander Protsenko | h1. RISC-V Instruction Set |
---|---|---|---|
2 | |||
3 | 6 | Andrei Tatarnikov | {font-weight:bold; background:#ddd}. |/2. *Category* |\2. *RISC-V (Version 2.2)* |\2. *MicroTESK* | |
4 | 2 | Alexander Protsenko | {background:#dde}. | *Instructions* | *Amount* | *Instructions* | *Amount* | |
5 | {background:#fcc}. | Arithmetic Logic Unit | ADDI |
||
6 | SLTI |
||
7 | SLTIU |
||
8 | XLEN |
||
9 | ANDI |
||
10 | ORI |
||
11 | XORI |
||
12 | SRLI |
||
13 | SLLI |
||
14 | LUI |
||
15 | AUIPC |
||
16 | ADD |
||
17 | SUB |
||
18 | SLT |
||
19 | SLTU |
||
20 | AND |
||
21 | OR |
||
22 | XOR |
||
23 | SLL |
||
24 | SRL |
||
25 | SRA | 21+ | | 0+ | |
||
26 | 3 | Alexander Protsenko | {background:#fcc}. | Branch| JAL |
27 | JALR |
||
28 | BEQ |
||
29 | BNE |
||
30 | BLT |
||
31 | BLTU |
||
32 | BGE |
||
33 | BGEU |
||
34 | BGT |
||
35 | BGTU |
||
36 | BLE |
||
37 | BLEU |
||
38 | BLT |
||
39 | BLTU |
||
40 | BGE |
||
41 | 4 | Alexander Protsenko | BGEU | 16 | | 0+ | |
42 | {background:#ff9}. | Memory Access | LW |
||
43 | LH |
||
44 | LHU |
||
45 | LB |
||
46 | LBU |
||
47 | SW |
||
48 | SH |
||
49 | SB | 8 | | 0 | |
||
50 | {background:#fcc}. | System | CSRRW |
||
51 | CSRRS |
||
52 | CSRRC |
||
53 | CSRRWI |
||
54 | CSRRSI |
||
55 | CSRRCI |
||
56 | RDCYCLE |
||
57 | RDTIME |
||
58 | RDINSTRET | 9 | | 0 | |
||
59 | 2 | Alexander Protsenko | {background:#cfc}. | Other | NOP | 1 | NOP | 1 | |
60 | 5 | Alexander Protsenko | {background:#ddd}. | Total: || 65 | | 1+ | |
61 | 1 | Alexander Protsenko | |
62 | {background:#cfc}. |100%| |
||
63 | {background:#ff9}. |50+%| |
||
64 | {background:#fcc}. |0+%| |