Actions
RISC-V Instruction Set » History » Revision 4
« Previous |
Revision 4/50
(diff)
| Next »
Alexander Protsenko, 11/04/2016 02:13 PM
RISC-V Instruction Set¶
| Category | RISC-V (Version 2.1) | MicroTESK | ||
| Instructions | Amount | Instructions | Amount | |
| Arithmetic Logic Unit | ADDI SLTI SLTIU XLEN ANDI ORI XORI SRLI SLLI LUI AUIPC ADD SUB SLT SLTU AND OR XOR SLL SRL SRA |
21+ | 0+ | |
| Branch | JAL JALR BEQ BNE BLT BLTU BGE BGEU BGT BGTU BLE BLEU BLT BLTU BGE BGEU |
16 | 0+ | |
| Memory Access | LW LH LHU LB LBU SW SH SB |
8 | 0 | |
| System | CSRRW CSRRS CSRRC CSRRWI CSRRSI CSRRCI RDCYCLE RDTIME RDINSTRET |
9 | 0 | |
| Other | NOP | 1 | NOP | 1 |
| Total: | 50+ | 1+ | ||
| 100% |
| 50+% |
| 0+% |
Updated by Alexander Protsenko about 8 years ago · 50 revisions