Project

General

Profile

Actions
Copy link

Bug #6362

closed

src/test/verilog/adder/adder4_testbench.v: wrong CFG model

Added by Sergey Smolov about 9 years ago. Updated almost 9 years ago.

Status:
Rejected
Priority:
Normal
Assignee:
Mikhail Chupilko
Category:
Engine (Parser)
Target version:
0.1
Start date:
10/21/2015
Due date:
% Done:

0%

Estimated time:
Detected in build:
svn
Platform:
Published in build:

Description

The Verilog parser generates incorrect CFG model for adder4_testbench.v file.
Please look at GraphML representation of CFG model which was generated with disabled backends. This graph does not contain BasicBock node for "a = a + 1" assignment.
Note that this bug can be reproduced at revision 1639, when the last your change was made.

Files

cfg-model.graphml (20.3 KB) cfg-model.graphml Sergey Smolov, 10/21/2015 05:56 PM
Actions
Copy link

Also available in: Atom PDF