Project

General

Profile

Actions

Feature #9990

closed

check for variable/net redeclarations

Added by Sergey Smolov almost 5 years ago. Updated about 4 years ago.

Status:
Closed
Priority:
High
Target version:
Start date:
12/17/2019
Due date:
% Done:

50%

Estimated time:
Published in build:
0.1.3-beta-201002

Description

As it is specified in IEEE-1364-2005 Standard for Verilog Hardware Description Language,

It is illegal to redeclare a name already declared by a net, parameter, or variable declaration.

So the tool should detect erroneous redeclarations.

For more details see 4.2.1 and 4.2.2 chapters.

Actions

Also available in: Atom PDF