Instruction Set Architecture¶

Data processing - immediate¶

Arithmetic (immediate)¶

1. ADD (immediate). Add.
   Specification: add, add_32
2. SUB (immediate). Subtract.
   Specification: sub, sub_32
3. ADDS (immediate). Add and set flags.
   Specification: adds, adds_32
4. SUBS (immediate). Subtract and set flags.
   Specification: subs, subs_32
5. CMP (immediate). Compare.
   Specification: cmp, cmp_32
6. CMN (immediate). Compare negative.
   Specification: cmn, cmn_32

Logical (immediate)¶

1. AND (immediate). Bitwise AND
   Specification: and_bitmask, and_bitmask_32
2. ANDS (immediate). Bitwise AND and set flags
   Specification: ands_bitmask, ands_bitmask_32
3. EOR (immediate). Bitwise exclusive OR
   Specification: eor_bitmask, eor_bitmask_32
4. ORR (immediate). Bitwise inclusive OR
   Specification: orr_bitmask, orr_bitmask_32
5. TST (immediate). TST Test bits
   Specification: tst_bitmask, tst_bitmask_32

Move (wide immediate)¶

1. MOVZ. Move wide with zero
   Specification: movz, movz_32
2. MOVN. Move wide with NOT
   Specification: movn, movn_32
3. MOVK. Move wide with keep
   Specification: movk, movk_32

Move (immediate)¶

1. MOV (wide immediate). Move (wide immediate)
   Specification: mov_wide_imm, mov_wide_imm_32
2. MOV (inverted wide immediate). Move (inverted wide immediate)
   Specification: mov_inv_wide_imm, mov_inv_wide_imm_32
3. MOV (bitmask immediate). Move (bitmask immediate)
   Specification: mov_bitmask, mov_bitmask_32

PC-relative address calculation¶

1. ADRP. Compute address of 4KB page at a PC-relative offset
   Specification: adrp
2. ADR. Compute address of label at a PC-relative offset.
   Specification: adr

Extract register¶

1. EXTR. Extract register from pair
   Specification: extr, extr_32

Data processing - register¶

Arithmetic (shifted register)¶

1. ADD (shifted register). Add
   Specification: add_sh_reg, add_sh_reg_32
2. ADDS (shifted register). Add and set flags
   Specification: adds_sh_reg, adds_sh_reg_32
3. SUB (shifted register). Subtract
   Specification: sub_sh_reg, sub_sh_reg_32
4. SUBS (shifted register). Subtract and set flags
   Specification: subs_sh_reg, subs_sh_reg_32
5. CMN (shifted register). Compare negative
   Specification: cmn_sh_reg, cmn_sh_reg_32
6. CMP (shifted register). Compare
   Specification: cmp_sh_reg, cmp_sh_reg_32

Arithmetic (extending register)¶

1. ADD (extended register). Add
   Specification: add_ex_reg, add_ex_reg_32
2. ADDS (extended register). Add and set flags
   Specification: adds_ex_reg, adds_ex_reg_32
3. SUB (extended register). Subtract
   Specification: sub_ex_reg, sub_ex_reg_32
4. SUBS (extended register). Subtract and set flags
   Specification: subs_ex_reg, subs_ex_reg_32
5. CMN (extended register). Compare negative
   Specification: cmn_ex_reg, cmn_ex_reg_32
6. CMP (extended register). Compare
   Specification: cmp_ex_reg, cmp_ex_reg_32

Logical (shifted register)¶

1. AND (shifted register). Bitwise AND
   Specification: and_bitwise, and_bitwise_32
2. ANDS (shifted register). Bitwise AND and set flags
   Specification: ands_bitwise, ands_bitwise_32
3. BIC (shifted register). Bitwise bit clear
   Specification: bic_bitwise, bic_bitwise_32
4. BICS (shifted register). Bitwise bit clear and set flags
   Specification: bics_bitwise, bics_bitwise_32
5. EON (shifted register). Bitwise exclusive OR NOT
   Specification: eon_bitwise, eon_bitwise_32
6. EOR (shifted register). Bitwise exclusive OR
   Specification: eor_bitwise, eor_bitwise_32
7. ORR (shifted register). Bitwise inclusive OR
   Specification: orr_bitwise, orr_bitwise_32
8. MVN. Bitwise NOT
   Specification: mvn_bitwise, mvn_bitwise_32
9. ORN (shifted register). Bitwise inclusive OR NOT
   Specification: orn_bitwise, orn_bitwise_32
10. TST (shifted register). Test bits
    Specification: tst_bitwise, tst_bitwise_32

Move (register)¶

1. MOV (register). Move register
   Specification: mov_reg, mov_reg_32
2. MOV (to/from SP). Move register to SP or move SP to register
   Specification: mov_sp, mov_sp_32

Multiply and divide¶

1. MADD. Multiply-add
   Specification: madd, madd_32
2. MSUB. Multiply-subtract
   Specification: msub, msub_32
3. MNEG. Multiply-negate
   Specification: mneg, mneg_32
4. MUL. Multiply
   Specification: mul, mul_32
5. SMADDL. Signed multiply-add long
   Specification: smaddl
6. SMSUBL. Signed multiply-subtract long
   Specification: smsubl
7. SMNEGL. Signed multiply-negate long
   Specification: smnegl
8. SMULL. Signed multiply long
   Specification: smull
9. SMULH. Signed multiply high
   Specification: smulh
10. UMADDL. Unsigned multiply-add long
    Specification: umaddl
11. UMSUBL. Unsigned multiply-subtract long
    Specification: umsubl
12. UMNEGL. Unsigned multiply-negate long
    Specification: umnegl
13. UMULL. Unsigned multiply long
    Specification: umull
14. UMULH. Unsigned multiply high
    Specification: umulh

Divide¶

1. SDIV. Signed divide
   Specification: sdiv, sdiv_32
2. UDIV. Unsigned divide
   Specification: udiv, udiv_32

Branches, Exception generating, and System instructions¶

Conditional Branch¶

1. B.cond. Branch conditionally
   Specification: b
2. CBNZ. Compare and branch if nonzero
   Specification: cbnz, cbnz_32
3. CBZ. Compare and branch if zero
   Specification: cbz, cbz_32
4. TBNZ. Test bit and branch if nonzero
   Specification: tbnz
5. TBZ. Test bit and branch if zero
   Specification: tbz

Unconditional branch (immediate)¶

1. B. Branch unconditionally
   Specification: b_imm
2. BL. Branch with link
   Specification: bl

Unconditional branch (register)¶

1. BLR. Branch with link to register
   Specification: blr
2. BR. Branch to register
   Specification: br
3. RET. Return from subroutine
   Specification: ret

Exception generation and return¶

Exception generating

1. BRK. Breakpoint Instruction
   Specification: brk
2. HLT. Halt Instruction HLT
   Specification: hlt
3. HVC. Generate exception targeting Exception level 2 HVC
   Specification: hvc
4. SMC. Generate exception targeting Exception level 3 SMC
   Specification: smc
5. SVC. Generate exception targeting Exception level 1
   Specification: svc

Exception return

1. ERET. Exception return using current ELR and SPSR
   Specification: eret

Debug state

1. DCPS1. Debug switch to Exception level 1 DCPS1
   Specification: dcps1
2. DCPS2. Debug switch to Exception level 2 DCPS2
   Specification: dcps2
3. DCPS3. Debug switch to Exception level 3 DCPS3
   Specification: dcps3
4. DRPS. Debug restore PE state
   Specification: drps

System register instructions¶

1. MRS. Move System register to general-purpose register MRS
   Specification: msr
2. MSR. Move general-purpose register to System register MSR (register)
   Specification: mrs
3. MSR. Move immediate to PE state field MSR (immediate)
   Specification: msr_dc, msr_ds, msr_ss, msr_uao

System instructions¶

1. SYS. System instruction
   Specification: sys
2. SYSL. System instruction with result
   Specification: sysl
3. IC. Instruction cache maintenance
   Specification: ic, ic_reg
4. DC. Data cache maintenance
   Specification: dc
5. AT. Address translation
   Specification: at
6. TLBI. TLB Invalidate
   Specification: tlbi, tlbi_reg

Hint instructions¶

1. NOP. No operation
   Specification: at

1. YIELD. Yield hint
   Specification: at
2. WFE. Wait for event
3. WFI. Wait for interrupt
4. SEV. Send event
5. SEVL. Send event local
6. HINT. Unallocated hint
7. DGH. Data Gathering Hint

[185]: hint
[186]: nop
[187]: yield_op
[188]: wfe
[189]: wfi
[190]: sev
[191]: sevl
[192]: clrex
[193]: dsb
[194]: dmb
[195]: isb

[127]: ldr_postindex
[128]: str_postindex
[129]: ldxr
[130]: ldxr_32
[131]: ldxrb_32
[132]: ldxrh_32
[133]: ldxp
[134]: ldxp_32
[135]: stxr
[136]: stxr_32
[137]: stxrb_32
[138]: stxrh_32
[139]: stxp
[140]: stxp_32
[141]: ldar
[142]: ldar_32
[143]: ldarb
[144]: ldarh
[145]: stlr
[146]: stlr_32
[147]: stlrb
[148]: stlrh
[149]: ldaxr
[150]: ldaxr_32
[151]: ldaxrb_32
[152]: ldaxrh_32
[153]: ldaxp
[154]: ldaxp_32
[155]: stlxr
[156]: stlxr_32
[157]: stlxrb_32
[158]: stlxrh_32
[159]: stlxp
[160]: stlxp_32

[200]: psldr
[201]: psldr32