Actions
Task #11018
openVerilog duplicate removing
Start date:
11/27/2021
Due date:
% Done:
0%
Estimated time:
Detected in build:
git
Published in build:
Description
Remove Verilog modules that appear in two or more test collections (Texas-97, VCEGAR or Verilog2SMV).
No data to display
Actions