

MicroTESK

Advanced Verification Program Generator for Microprocessors

MicroTESK is a reconfigurable (retargetable and extendable) model-based test program generator for microprocessors and other programmable devices. Lightweight formal specifications customize the generator for a particular architecture and provide knowledge about situations to be covered by tests. A convenient test template framework allows rapid development of complex verification scenarios. Being retargetable, MicroTESK is able to support various RISC and CISC architectures.

Open Source | http://forge.ispras.ru/projects/microtesk







Target Architectures

- MicroTESK is retargetable
 - ORISC
 - CISC wide range of ISA
 - o DSP
- Primary focus on RISC architectures
 - o ARM
 - o MIPS
- + custom designs
- SPARC

Microprocessor Specification

- Specifications in nML/Sim-nML (TU Berlin/IIT Kanpur)
 - o memory structure and addressing modes
 - behavioral description of instructions
 - o assembler/binary instruction formats
- Configurations in domain specific languages
 - o memory management (TLB, L1 and L2)
 - pipeline logic (microarchitectural networks)
 - branch processing (prediction, etc.)





Test Program Generation

- Test program templates in Ruby
 - o focus on simplicity and productivity
 - transparent access to processor model
 - o integration with test generators
- MicroTESK is extendable
 - o randomized generation
 - > combinatorial generation >+ custom methods
 - o model-based generation

The MicroTESK test program generator is being developed at the Software Engineering Department of the Institute for System Programming, Russian Academy of Sciences (ISPRAS). The institute performs both academic research and industrial development projects as well as provides advanced services and consulting in various areas of software engineering, information technologies and computer science.

We gratefully acknowledge Indian Institute of Technology Kanpur (IIT Kanpur) provided us with Sim-nML documentation and examples. Copyright © 2012-2013 Institute for System Programming of the Russian Academy of Sciences (ISPRAS) | http://www.ispras.ru