⚲
Project
General
Profile
Sign in
Home
Projects
Help
Search
:
Verilog Translator
All Projects
Verilog Translator
Overview
Activity
Roadmap
Issues
News
Wiki
Files
Repository
0.3
open
Features: full language support (IEEE 1364-2005)
50%
2 issues
(
1 closed
—
1 open
)
Issues by
Tracker
Status
Priority
Author
Assignee
Category
Task
1/2
Related issues
Task #4106
: Support for library and config declaration
Actions
Task #4123
: Support for system timing check
Actions
Loading...