Project

General

Profile

Instruction Set Architecture » History » Version 5

Alexander Protsenko, 03/16/2023 11:12 AM

1 1 Alexander Protsenko
h1. Instruction Set Architecture
2
3 3 Alexander Protsenko
h2. Data processing - immediate
4
5 1 Alexander Protsenko
h3. Arithmetic (immediate)
6
7
### ADD (immediate). Add.
8
Specification: add, add_32
9
### SUB (immediate). Subtract.
10
Specification: sub, sub_32
11
### ADDS (immediate). Add and set flags.
12
Specification: adds, adds_32
13
### SUBS (immediate). Subtract and set flags.
14
Specification: subs, subs_32
15
### CMP (immediate). Compare.
16
Specification: cmp, cmp_32
17
### CMN (immediate). Compare negative.
18
Specification: cmn, cmn_32
19
20
h3. Logical (immediate)
21
22
### AND (immediate). Bitwise AND
23
Specification: and_bitmask, and_bitmask_32
24
### ANDS (immediate). Bitwise AND and set flags
25
Specification: ands_bitmask, ands_bitmask_32
26
### EOR (immediate). Bitwise exclusive OR
27
Specification: eor_bitmask, eor_bitmask_32
28
### ORR (immediate). Bitwise inclusive OR
29
Specification: orr_bitmask, orr_bitmask_32
30
### TST (immediate). TST Test bits
31
Specification: tst_bitmask, tst_bitmask_32
32
33
h3. Move (wide immediate)
34
35
### MOVZ. Move wide with zero
36
Specification: movz, movz_32
37
### MOVN. Move wide with NOT
38
Specification: movn, movn_32
39
### MOVK. Move wide with keep
40
Specification: movk, movk_32
41
42
h3. Move (immediate)
43
44
### MOV (wide immediate). Move (wide immediate)
45
Specification: mov_wide_imm, mov_wide_imm_32
46
### MOV (inverted wide immediate). Move (inverted wide immediate)
47
Specification: mov_inv_wide_imm, mov_inv_wide_imm_32
48 2 Alexander Protsenko
### MOV (bitmask immediate). Move (bitmask immediate)
49 1 Alexander Protsenko
Specification: mov_bitmask, mov_bitmask_32
50
51 3 Alexander Protsenko
h3. PC-relative address calculation
52
53
### ADRP. Compute address of 4KB page at a PC-relative offset
54
Specification: adrp
55
### ADR. Compute address of label at a PC-relative offset.
56
Specification: adr
57
58
h3. Extract register
59
60
### EXTR. Extract register from pair
61
Specification: extr, extr_32
62
63
h2. Data processing - register
64
65
h3. Arithmetic (shifted register)
66
67
### ADD (shifted register). Add
68
Specification: add_sh_reg, add_sh_reg_32
69
### ADDS (shifted register). Add and set flags
70
Specification: adds_sh_reg, adds_sh_reg_32
71
### SUB (shifted register). Subtract
72
Specification: sub_sh_reg, sub_sh_reg_32
73
### SUBS (shifted register). Subtract and set flags
74
Specification: subs_sh_reg, subs_sh_reg_32
75
### CMN (shifted register). Compare negative
76
Specification: cmn_sh_reg, cmn_sh_reg_32
77
### CMP (shifted register). Compare
78
Specification: cmp_sh_reg, cmp_sh_reg_32
79
80
h3. Arithmetic (extending register)
81
82
### ADD (extended register). Add
83
Specification: add_ex_reg, add_ex_reg_32
84
### ADDS (extended register). Add and set flags
85
Specification: adds_ex_reg, adds_ex_reg_32
86
### SUB (extended register). Subtract
87
Specification: sub_ex_reg, sub_ex_reg_32
88
### SUBS (extended register). Subtract and set flags
89
Specification: subs_ex_reg, subs_ex_reg_32
90
### CMN (extended register). Compare negative
91
Specification: cmn_ex_reg, cmn_ex_reg_32
92
### CMP (extended register). Compare
93
Specification: cmp_ex_reg, cmp_ex_reg_32
94 1 Alexander Protsenko
95
h3. Logical (shifted register)
96
97 4 Alexander Protsenko
### AND (shifted register). Bitwise AND
98
Specification: and_bitwise, and_bitwise_32
99
### ANDS (shifted register). Bitwise AND and set flags
100
Specification: ands_bitwise, ands_bitwise_32
101
### BIC (shifted register). Bitwise bit clear
102
Specification: bic_bitwise, bic_bitwise_32
103
### BICS (shifted register). Bitwise bit clear and set flags
104
Specification: bics_bitwise, bics_bitwise_32
105
### EON (shifted register). Bitwise exclusive OR NOT
106
Specification: eon_bitwise, eon_bitwise_32
107
### EOR (shifted register). Bitwise exclusive OR
108
Specification: eor_bitwise, eor_bitwise_32
109
### ORR (shifted register). Bitwise inclusive OR
110
Specification: orr_bitwise, orr_bitwise_32
111
### MVN. Bitwise NOT
112
Specification: mvn_bitwise, mvn_bitwise_32
113
### ORN (shifted register). Bitwise inclusive OR NOT
114
Specification: orn_bitwise, orn_bitwise_32
115
### TST (shifted register). Test bits
116
Specification: tst_bitwise, tst_bitwise_32
117
118
h3. Move (register)
119
120
###  MOV (register). Move register
121
Specification: mov_reg, mov_reg_32
122
### MOV (to/from SP). Move register to SP or move SP to register
123
Specification: mov_sp, mov_sp_32
124 3 Alexander Protsenko
125 5 Alexander Protsenko
h3. Multiply and divide
126
127
###  MADD. MADD Multiply-add
128
Specification: madd, madd_32
129
###  MSUB. MSUB Multiply-subtract
130
Specification: msub, msub_32
131
###  MNEG. MNEG Multiply-negate
132
Specification: mneg, mneg_32
133
###  MUL. MUL Multiply
134
Specification: mul, mul_32
135
###  SMADDL. SMADDL Signed multiply-add long
136
Specification: smaddl
137
###  SMSUBL. SMSUBL Signed multiply-subtract long
138
Specification: smsubl
139
###  SMNEGL. SMNEGL Signed multiply-negate long
140
Specification: smnegl
141
###  SMULL. SMULL Signed multiply long
142
Specification: smull
143
###  SMULH. SMULH Signed multiply high
144
Specification: smulh
145
###  UMADDL. UMADDL Unsigned multiply-add long
146
Specification: umaddl
147
###  UMSUBL. UMSUBL Unsigned multiply-subtract long
148
Specification: umsubl
149
###  UMNEGL. UMNEGL Unsigned multiply-negate long
150
Specification: umnegl
151
###  UMULL. UMULL Unsigned multiply long
152
Specification: umull
153
###  UMULH. UMULH Unsigned multiply high
154
Specification: umulh
155
156
h3. Divide
157
158
###  SDIV. SDIV Signed divide
159
Specification: sdiv, sdiv_32
160
###  UDIV. Unsigned divide
161
Specification: udiv, udiv_32
162
163 3 Alexander Protsenko
164 1 Alexander Protsenko
[115]: b
165
[116]: cbnz
166
[117]: cbnz_32
167
[118]: cbz
168
[119]: cbz_32
169
[120]: tbnz
170
[121]: tbz
171
[122]: b_imm
172
[123]: bl
173
[124]: blr
174
[125]: br
175
[126]: ret
176
[127]: ldr_postindex
177
[128]: str_postindex
178
[129]: ldxr
179
[130]: ldxr_32
180
[131]: ldxrb_32
181
[132]: ldxrh_32
182
[133]: ldxp
183
[134]: ldxp_32
184
[135]: stxr
185
[136]: stxr_32
186
[137]: stxrb_32
187
[138]: stxrh_32
188
[139]: stxp
189
[140]: stxp_32
190
[141]: ldar
191
[142]: ldar_32
192
[143]: ldarb
193
[144]: ldarh
194
[145]: stlr
195
[146]: stlr_32
196
[147]: stlrb
197
[148]: stlrh
198
[149]: ldaxr
199
[150]: ldaxr_32
200
[151]: ldaxrb_32
201
[152]: ldaxrh_32
202
[153]: ldaxp
203
[154]: ldaxp_32
204
[155]: stlxr
205
[156]: stlxr_32
206
[157]: stlxrb_32
207
[158]: stlxrh_32
208
[159]: stlxp
209
[160]: stlxp_32
210
[161]: svc
211
[162]: hvc
212
[163]: smc
213
[164]: eret
214
[165]: brk
215
[166]: hlt
216
[167]: dcps1
217
[168]: dcps2
218
[169]: dcps3
219
[170]: drps
220
[171]: mrs
221
[172]: msr
222
[173]: msr_dc
223
[174]: msr_ds
224
[175]: msr_ss
225
[176]: msr_uao
226
[177]: sys
227
[178]: sysl
228
[179]: ic
229
[180]: ic_reg
230
[181]: dc
231
[182]: at
232
[183]: tlbi
233
[184]: tlbi_reg
234
[185]: hint
235
[186]: nop
236
[187]: yield_op
237
[188]: wfe
238
[189]: wfi
239
[190]: sev
240
[191]: sevl
241
[192]: clrex
242
[193]: dsb
243
[194]: dmb
244
[195]: isb
245
246
[200]: psldr
247
[201]: psldr32