Project

General

Profile

Issues

Filters

Apply Clear

# Project Tracker Status Priority Subject Author Assignee Target version
6108 MicroTESK Task Closed Normal create environment variable(s) for SMT solver(s) Sergey Smolov Andrei Tatarnikov MicroTESK - 2.2 Actions
5967 MicroTESK Task Closed Low one directory for all components of distribution Sergey Smolov Andrei Tatarnikov MicroTESK - 2.2 Actions
4674 TestBase Task New Normal Тестовые ситуации Sergey Smolov Artem Kotsynyak TestBase - 0.0 Actions
4175 Fortress Task Closed Normal Добавить параметризованные операции Sergey Smolov Sergey Smolov Fortress - 0.1 Actions
4133 Fortress Task Closed Normal ABS, MAX, MIN для Logic-типов Sergey Smolov Sergey Smolov Fortress - 0.1 Actions
3973 Fortress Task Closed Normal Реализовать добавление Variable в Constraint Sergey Smolov Sergey Smolov Fortress - 0.1 Actions
3914 Fortress Task Rejected Normal function templates Sergey Smolov Andrei Tatarnikov Fortress - 0.1 Actions
10009 Verilog Translator Task Closed Normal README\ChangeLog -> README.md\ChangeLog.md Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
9904 Verilog Translator Task Closed Normal add info for "--library-file" cmdline option Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
9899 Verilog Translator Task Closed Normal VerilogPrinter test cases for QUIP benchmarks Sergey Smolov Maxim Chudnov Verilog Translator - 0.1 Actions
9859 Verilog Translator Task New Normal modify "ERROR: [Internal] null" line at error log Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
9790 Verilog Translator Task New Normal external names for unnamed generate blocks Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
9771 Verilog Translator Task Closed Normal fix 'publishing' block behaviour for Gradle 4.10.3 Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
9311 Verilog Translator Task Closed High type casting of expression operands Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
9251 Verilog Translator Task Closed High calculate type of index for bit-vector arrays Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
9232 Verilog Translator Task Closed High remove typedefs from texas97-tests/PPC60X_bus/src/define.v Sergey Smolov Mikhail Lebedev Verilog Translator - 0.1 Actions
9208 Verilog Translator Task Closed Normal add Verilog2Smv\VIS benchmark to project test suite Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
9207 Verilog Translator Task Closed Normal add VCEGAR benchmark to project test suite Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
9206 Verilog Translator Task Closed Normal add Texas97 benchmark to project test suite Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
8982 Verilog Translator Task New Normal "for" loop unrolling Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
8205 Verilog Translator Task Closed Normal Gradle-based build environment Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
7725 Verilog Translator Task Closed Normal bitvector arrays support Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
7524 Verilog Translator Task Closed Normal support for non-zero-starting bit vector variables & signals Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
5881 Verilog Translator Task Closed Normal keep file names in the AST top nodes Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
5651 Verilog Translator Task Closed Normal Translate logic operation results into Boolean expressions Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
5455 Verilog Translator Task Closed Normal устранить зависимость от ANTLRWorks Sergey Smolov Alexander Kamkin Verilog Translator - 0.1 Actions
6864 Retrascope Task Closed Normal Remove crypto-cores from test suite Sergey Smolov Igor Melnichenko Retrascope - 0.1 Actions
6534 Retrascope Task Closed Normal pass reset-like signals to EFSM-based assertions Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6528 Retrascope Task Closed Normal random test generator Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6511 Retrascope Task Rejected Normal keep expressions at case statements Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6509 Retrascope Task Rejected Normal merge embedded switch nodes with conditions depending exactly from the same variable(s) Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6490 Retrascope Task Closed High Gradle task & cmdline scripts for running the tool from terminal Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6483 Retrascope Task Closed High keep related clock-like variables for top-level containers of EFSM assertions Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6456 Retrascope Task Closed High CFG model as hirerarchical list of statements Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6454 Retrascope Task Closed Normal group sequential switches with boolean conditions of "x == a" form Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6453 Retrascope Task Closed Normal Statement class for grouping CFG nodes Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6445 Retrascope Task Closed Normal compare nuXmv and NuSMV Sergey Smolov Mikhail Lebedev Retrascope - 0.1 Actions
6431 Retrascope Task Closed Normal descriptor for (VHDL) variables & signals Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6412 Retrascope Task Rejected Normal engine combining HLDD & assertion model Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6410 Retrascope Task Closed Normal no-loop/no-recursion functions elaboration Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6389 Retrascope Task Closed Normal Wiki documentation about testbench simulation Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6367 Retrascope Task Closed Urgent Fortress expressions printing in an SMV format Sergey Smolov Mikhail Lebedev Retrascope - 0.1 Actions
6354 Retrascope Task Closed Normal Collapsing group node for Module Sergey Smolov Alexander Protsenko Retrascope - 0.1 Actions
6350 Retrascope Task Closed Normal EfsmConflictExtractor wiki documentation Sergey Smolov Mikhail Lebedev Retrascope - 0.1 Actions
6336 Retrascope Task Closed Normal jUnit tests for EfsmConflictExtractor Sergey Smolov Mikhail Lebedev Retrascope - 0.1 Actions
6327 Retrascope Task Closed Normal log messages class Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6282 Retrascope Task Closed High finish AstSmvVisitor & CfgAstVisitor merge Sergey Smolov Mikhail Lebedev Retrascope - 0.1 Actions
6059 Retrascope Task Closed Normal Simple solver for "x && !x" constraints Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6051 Retrascope Task Closed Normal state-like variable names option Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6050 Retrascope Task Closed High Path to testbench directory as command-line parameter Sergey Smolov Igor Melnichenko Retrascope - 0.1 Actions
(1-50/688) Per page: 25, 50, 100

Also available in: Atom CSV PDF