Project

General

Profile

Issues

Filters

Apply Clear

# Project Tracker Status Priority Subject Author Assignee Target version
7104 Retrascope Task Closed High smv-test-parser: filter tests Sergey Smolov Sergey Smolov Retrascope - 0.2 Actions
5464 Fortress Task Closed High [solver] boolean expressions casting into bit vectors Sergey Smolov Andrei Tatarnikov Fortress - 0.3 Actions
4673 Fortress Task Closed Normal [solver][constraint] Ограничения без имен Sergey Smolov Sergey Smolov Fortress - 0.3 Actions
4802 Fortress Task Closed Normal [solver][constraint] создание Constraint без указания variables Sergey Smolov Andrei Tatarnikov Fortress - 0.3 Actions
5318 Fortress Task Closed Low [solver][expression] Реализовать метод разрешения ограничений SolverResult solve(Constraint constraint) Sergey Smolov Andrei Tatarnikov Fortress - 0.3 Actions
5466 Fortress Task Closed High [solver] print the input constraint when solver returns ERROR/UNKNOWN verdict Sergey Smolov Andrei Tatarnikov Fortress - 0.3 Actions
6364 Fortress Task Rejected Low SolverResult: implement equals\hashcode methods Sergey Smolov Andrei Tatarnikov Fortress - 0.4 Actions
4554 Fortress Task Closed Normal [solver][xml] Метод преобразования ограничения в XML-based String Sergey Smolov Andrei Tatarnikov Fortress - 0.3 Actions
3654 С++TESK Development Environment Task Closed High source code refactoring Sergey Smolov Sergey Smolov Actions
6808 Retrascope Task Rejected High Split CFG processes into independent parts Sergey Smolov Sergey Smolov Retrascope - 0.2 Actions
6051 Retrascope Task Closed Normal state-like variable names option Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6453 Retrascope Task Closed Normal Statement class for grouping CFG nodes Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
5861 Fortress Task Closed Low static boolean containsSingleObject(Collection<?> collection) Sergey Smolov Andrei Tatarnikov Fortress - 0.3 Actions
5683 Retrascope Task Closed Normal STD_LOGIC/STD_ULOGIC processing Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
5495 Retrascope Task Closed Normal [structure] move ru.ispras.retrascope.testbench.media package to ru.ispras.retrascope.result.testbench Sergey Smolov Igor Melnichenko Retrascope - 0.1 Actions
5481 Retrascope Task Closed Normal [structure] remove raw packages from main build folder Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
5494 Retrascope Task Closed Normal [structure] remove ru.ispras.retrascope.engine.efsm.testgen.heuristic empty package Sergey Smolov Igor Melnichenko Retrascope - 0.1 Actions
5471 Retrascope Task Closed Normal [structure] Rename *ing packages Sergey Smolov Igor Melnichenko Retrascope - 0.1 Actions
5456 Retrascope Task Closed Normal [structure] Замечания по структуре каталогов Sergey Smolov Igor Melnichenko Retrascope - 0.1 Actions
9310 Retrascope Task Closed Normal substitute SMT-LIB variables those names are equal to builtin commands Sergey Smolov Sergey Smolov Retrascope - 1.0 Actions
7723 Retrascope Task Rejected Normal Support for module instances in Verilog descriptions Sergey Smolov Sergey Smolov Retrascope - 1.0 Actions
7524 Verilog Translator Task Closed Normal support for non-zero-starting bit vector variables & signals Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
5569 Retrascope Task Closed Normal support process variable declarations Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
6449 Retrascope Task New Low testbench generator taking test sequences and mappings as inputs Sergey Smolov Sergey Smolov Retrascope - 2.0 Actions
5145 Retrascope Task Closed Normal [testbench] Iface Sergey Smolov Sergey Smolov Retrascope - 0.1 Actions
(576-600/675) Per page: 25, 50, 100

Also available in: Atom CSV PDF