Project

General

Profile

Issues

Filters

Apply Clear

# Project Tracker Status Priority Subject Author Assignee Target version
9670 Retrascope Test Suite Task New High add 'ar.v' module to the test suite when SVA support will be implemented Sergey Smolov Sergey Smolov Actions
9964 Retrascope Task Verified Normal add HDL examples to project distribution Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10100 Trace Matcher Feature Resolved Normal "--boot-size <num>" command line option Sergey Smolov Sergey Smolov Trace Matcher - 0.1 Actions
10280 MicroTESK Bug Resolved Normal Can't find QEMU trace file Alexander Protsenko Sergey Smolov MicroTESK - 2.5 Actions
9488 Retrascope Task New Normal CFG-GADD transformer backend that makes assignments index and range-free Sergey Smolov Sergey Smolov Retrascope - 1.2 Actions
9247 Retrascope Feature Open High CFG-to-C printer Sergey Smolov Sergey Smolov Retrascope - 1.2 Actions
9986 QEMU4V Task New Normal check if QEMU4V features can be implemented as TCG plugin Sergey Smolov Sergey Smolov QEMU4V - 0.3 Actions
10116 Retrascope Feature Resolved Normal command line option to check if solvers\model checkers that are used are installed properly Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10125 Retrascope Feature Resolved Normal '--detailed' option for efsm-graphml-printer engine Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10002 Fortress Task Open Normal get Boolector solver from server as dependency Sergey Smolov Sergey Smolov Fortress - 0.4 Actions
10229 Retrascope Test Suite Task Resolved Normal Handle $ND functions Mikhail Lebedev Sergey Smolov Actions
10336 Retrascope Bug Verified Normal Incorrect ranges in vhdl/plasma/reg_bank.vhd Mikhail Lebedev Sergey Smolov Retrascope - 1.1 Actions
10382 Verilog Translator Bug Resolved Normal java.lang.IllegalArgumentException: expression=(BVREPEAT test.uut._saxi_maskwidth 1) Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
10191 Retrascope Bug Resolved Normal java.lang.IllegalArgumentException: Specified target vertex 0 is not part of graph Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10230 Retrascope Task Verified Normal Java version in README.md Mikhail Lebedev Sergey Smolov Retrascope - 1.1 Actions
10075 Retrascope Bug Resolved Normal jython.jar: WARNING: An illegal reflective access operation has occurred at JDK 11 Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
6448 Retrascope Task New Low mapping description language + IR + parser Sergey Smolov Sergey Smolov Retrascope - 2.0 Actions
10174 Retrascope Bug Verified High nondeterminism at EFSM transitions generation Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10112 Retrascope Feature Resolved Normal '--no-phase' command line option for 'cfg-gadd-transformer' engine Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10299 Fortress Bug Resolved Normal Probably, a bug in BitVector.isAll{Set,Reset} Alexander Kamkin Sergey Smolov Fortress - 0.4 Actions
10000 Retrascope Task Verified Normal README\ChangeLog -> README.md\ChangeLog.md Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
10009 Verilog Translator Task Verified Normal README\ChangeLog -> README.md\ChangeLog.md Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
10166 Retrascope Task Resolved Normal rename some class fields & related methods Sergey Smolov Sergey Smolov Retrascope - 1.1 Actions
9822 Verilog Translator Bug Resolved Normal ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_10_04_04_1: Starting points limit has been exhausted: 513 Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
9848 Verilog Translator Bug Verified Normal ru.ispras.verilog.parser.VerilogVisVerilog2SmvTestCase.runTest_Pci_Bus_Verilog_Mv_files_PciNorm: Function declaration '$ND' has not been found Sergey Smolov Sergey Smolov Verilog Translator - 0.1 Actions
(1-25/53) Per page: 25, 50, 100

Also available in: Atom CSV PDF