Project

General

Profile

Bug #9993

if two modules are passed to the tool and one includes another, the tool hangs

Added by Sergey Smolov 2 months ago. Updated 2 months ago.

Status:
New
Priority:
High
Target version:
Start date:
12/18/2019
Due date:
% Done:

0%

Estimated time:
Detected in build:
master
Platform:
Published in build:

Description

Suppose there are two files with Verilog modules: a.v and b.v (a.v contains "a" module, b.v contains "b" module). Module "a" includes module "b".

When the following args are used for the tool:

a.v b.v --include-path /path/to/b/file --module-name a

the tool hangs. These arguments seem to be strange, because "b" module appears two times in the command line.
More adequate diagnostics should be shown here, and, of course, no freezes.

History

#1

Updated by Sergey Smolov 2 months ago

To reproduce the behavior, checkout to bug9991 branch and run ru.ispras.verilog.parser.sample.Bug9991TestCase test case.

Also available in: Atom PDF