check for variable/net redeclarations
Published in build:
As it is specified in IEEE-1364-2005 Standard for Verilog Hardware Description Language,
It is illegal to redeclare a name already declared by a net, parameter, or variable declaration.
So the tool should detect erroneous redeclarations.
For more details see 4.2.1 and 4.2.2 chapters.