Project

General

Profile

Bug #9915

"Cycle inclusion has been detected in fine <filename>" error is reported for Verilog modules that use the same another file

Added by Sergey Smolov about 1 year ago. Updated about 2 months ago.

Status:
Closed
Priority:
Urgent
Target version:
Start date:
11/13/2019
Due date:
% Done:

0%

Estimated time:
Detected in build:
master
Platform:
Published in build:
0.1.3-beta-201002

Description

The tool reports "Cycle inclusion has been detected in fine <filename>" error for the case when "a.v" and "b.v" modules include "c.v" module.

To reproduce the bug, checkout to 5ca788cd commit and run ru.ispras.verilog.parser.VerilogQuipTestCase. It should be fail-free, but it is not.

IMPORTANT: please run all the project tests before push and compare your results with Jenkins!

History

#1

Updated by Sergey Smolov about 1 year ago

IMPORTANT №2: run "./gradlew checkStyle" command in your repo and fix coding style issues in your classes before push too!

#2

Updated by Alexey Danilov 12 months ago

  • Status changed from New to Resolved
#3

Updated by Sergey Smolov 12 months ago

  • Status changed from Resolved to Verified
#4

Updated by Sergey Smolov about 2 months ago

  • Published in build set to 0.1.3-beta-201002
  • Status changed from Verified to Closed

Also available in: Atom PDF