

## Verilog Translator - Task #9904

### add info for "--library-file" cmdline option

11/06/2019 10:38 AM - Sergey Smolov

<b>Status:</b>	Closed	<b>Start date:</b>	11/06/2019
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Alexander Kamkin	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	0.1	<b>Published in build:</b>	0.1.3-beta-201002
<b>Detected in build:</b>	master		
<b>Description</b>			
Write a description for this option at project wiki.			

### History

#### #1 - 11/06/2019 01:44 PM - Alexander Kamkin

- Status changed from New to Resolved

#### #2 - 11/06/2019 01:45 PM - Sergey Smolov

- Status changed from Resolved to Verified

#### #3 - 10/02/2020 02:57 PM - Sergey Smolov

- Published in build set to 0.1.3-beta-201002

- Status changed from Verified to Closed