



```

input [000000000000000000000000000000000011101 /* 000000000000000000000000000000000011101 */:0000000000000000
0000000000000000 /* 00000000000000000000000000000000000000000000 */] in4;
input [000000000000000000000000000000000011101 /* 000000000000000000000000000000000011101 */:0000000000000000
0000000000000000 /* 00000000000000000000000000000000000000000000 */] in5;
input sel1;
input sel2;
input sel3;
input sel4;
input sel5;
wire [00000000000000000000000000000011101 /* 000000000000000000000000000000000011101 */:000000000000000000
0000000000000000 /* 00000000000000000000000000000000000000000000 */] out_b;
assign out_b /* DECL: out_b */ = ((sel5 == 1) ? ~ in5 : 000000000000000000000000000000) /* (ITE
(EQ sel5 1) (BVNOT in5) 000000000000000000000000000000) */;
assign out_b /* DECL: out_b */ = ((sel4 == 1) ? ~ in4 : 000000000000000000000000000000) /* (ITE
(EQ sel4 1) (BVNOT in4) 000000000000000000000000000000) */;
assign out_b /* DECL: out_b */ = ((sel3 == 1) ? ~ in3 : 000000000000000000000000000000) /* (ITE
(EQ sel3 1) (BVNOT in3) 000000000000000000000000000000) */;
assign out_b /* DECL: out_b */ = ((sel2 == 1) ? ~ in2 : 000000000000000000000000000000) /* (ITE
(EQ sel2 1) (BVNOT in2) 000000000000000000000000000000) */;
assign out_b /* DECL: out_b */ = ((sel1 == 1) ? ~ in1 : 000000000000000000000000000000) /* (ITE
(EQ sel1 1) (BVNOT in1) 000000000000000000000000000000) */;
assign out /* DECL: out */ = ~ out_b /* (BVNOT out_b) */;
endmodule

```

```

...

assign PCUnitDatapath.MUX5_30_EarlyPC.out_b = ((Jump2_s1e == 1) ? ~ ASBus_s1e[31:2][31:2] : 00000
000000000000000000000000);

```

When 'getRhsExpression()' method is called for the appropriate VerilogAssignment object, it returns:

```
(ITE (EQ Jump2_s1e 1) (BVNOT (BVEXTRACT 31 2 (BVEXTRACT 31 2 ASBus_s1e))) 0000000000000000000000000000000000)

```

An extra "BVEXTRACT" seems to be erroneous here.

## History

- #1 - 08/16/2019 06:11 PM - Sergey Smolov  
- Status changed from New to Open
- #2 - 08/19/2019 04:22 PM - Sergey Smolov  
Top level module variables does not have hierarchical names, i.e. they don't have *top-module-name* prefix. This comes to the error.
- #3 - 08/29/2019 07:51 PM - Alexander Kamkin  
- Status changed from Open to Resolved
- #4 - 08/29/2019 10:55 PM - Sergey Smolov  
- % Done changed from 0 to 100  
- Status changed from Resolved to Verified
- #5 - 09/09/2019 06:48 PM - Sergey Smolov  
- Published in build set to 0.1.2-beta-190909  
- Status changed from Verified to Closed