HDL parser backend that removes 'initial' processes
In Verilog, 'initial' blocks are non-synthesizable, as 2005 standard tells.
The backend for HDL parser should be implemented that removes such processes from CFG.
When the 'initial' block contains variables' initialization assignments, these values (if constants!) should be stored at the variables' declarations.