

## Verilog Translator - Bug #9276

### no errors returned for bug-with-macro-containing module

09/12/2018 11:34 AM - Sergey Smolov

<b>Status:</b>	Rejected	<b>Start date:</b>	09/12/2018
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Alexander Kamkin	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	0.1	<b>Published in build:</b>	
<b>Detected in build:</b>	master		
<b>Platform:</b>			

#### Description

The Texas'97 'three\_processor.v' module has bugs with macro usages (sometimes "MACRO\_NAME" is used, not "\`MACRO\_NAME"), but the Verilog Translator does not return any error.

Run ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest\_cache\_coherence\_three\_processor test method.

#### History

**#1 - 09/04/2019 06:17 PM - Sergey Smolov**

- Priority changed from High to Normal

**#2 - 04/02/2020 04:34 PM - Sergey Smolov**

- Status changed from New to Rejected