SystemVerilog Assertions support in Verilog Translator
(Total: 0.00 h)
Detected in build:
Published in build:
SystemVerilog assertions (SVA) and properties support is needed in Verilog Translator. This task includes the following sub-tasks:
1) SVA syntax support.
2) Variable renaming in properties during elaboration.