Project

General

Profile

Actions

Bug #9261

closed

ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_19_03_01_1: line 1:4 mismatched input ')' expecting LPAREN

Added by Alexander Kamkin over 4 years ago. Updated over 2 years ago.

Status:
Closed
Priority:
Normal
Target version:
Start date:
08/31/2018
Due date:
% Done:

100%

Estimated time:
Detected in build:
git
Platform:
Published in build:
0.1.3-beta-201002

Description

    ERROR: line 1:0 no viable alternative at input '('
    ERROR: line 1:4 mismatched input ')' expecting LPAREN
    ERROR: C:\SVN\veritrans\src\test\verilog\ieee-tests\test_19_03_01_1.v line 29:15 missing SEMI at 'g121'
    ERROR: line 1:0 no viable alternative at input '('
    ERROR: line 1:4 mismatched input ')' expecting LPAREN
    ERROR: C:\SVN\veritrans\src\test\verilog\ieee-tests\test_19_03_01_1.v line 30:15 missing SEMI at 'g122'
    ERROR: ru\ispras\verilog\parser\grammar\VerilogTreeBuilder.g: node from after line 1:0 mismatched tree node: <unexpected: [@11,0:0='(',<160>,1:0], resync=(> expecting <UP>
    ERROR: ru\ispras\verilog\parser\grammar\VerilogTreeBuilder.g: node from after line 1:1 mismatched tree node: AST_STRENGTH expecting <UP>

Related issues 1 (0 open1 closed)

Related to Verilog Translator - Task #9811: macro with parametersClosedAlexey Danilov09/05/2019

Actions
Actions #1

Updated by Alexander Kamkin over 4 years ago

Defines with parameters.

Actions #2

Updated by Sergey Smolov over 3 years ago

  • Related to Task #9811: macro with parameters added
Actions #3

Updated by Sergey Smolov almost 3 years ago

  • Status changed from New to Resolved
  • % Done changed from 0 to 100
Actions #4

Updated by Sergey Smolov almost 3 years ago

  • Status changed from Resolved to Verified
Actions #5

Updated by Sergey Smolov over 2 years ago

  • Status changed from Verified to Closed
  • Detected in build changed from svn to git
  • Published in build set to 0.1.3-beta-201002
Actions

Also available in: Atom PDF