Project

General

Profile

Bug #9252

ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_05_01_05_2: Cannot convert a real to a bitvector

Added by Alexander Kamkin over 2 years ago. Updated 4 months ago.

Status:
Closed
Priority:
Normal
Target version:
Start date:
08/31/2018
Due date:
% Done:

100%

Estimated time:
Detected in build:
master
Platform:
Published in build:
0.1.3-beta-201002

Description

Support for real variables.

History

#1

Updated by Sergey Smolov over 1 year ago

  • Detected in build changed from svn to master
  • % Done changed from 0 to 100
  • Status changed from New to Resolved

Fixed in fd214fb4

#2

Updated by Sergey Smolov over 1 year ago

  • Status changed from Resolved to Verified

Additinal fix is here: d632d962

#3

Updated by Sergey Smolov 4 months ago

  • Published in build set to 0.1.3-beta-201002
  • Status changed from Verified to Closed

Also available in: Atom PDF