Project

General

Profile

Bug #9239

ru.ispras.verilog.parser.sample.Mips16CoreTopTestCase: java.lang.IllegalArgumentException

Added by Sergey Smolov over 1 year ago. Updated 8 months ago.

Status:
Closed
Priority:
High
Target version:
Start date:
08/20/2018
Due date:
% Done:

100%

Estimated time:
Detected in build:
master
Platform:
Published in build:
0.1.1-beta-190722

Description

The tool's error log includes the following:

ERROR: ../src/test/verilog/rest-tests/mips16/IF_stage.v line 31:24 extraneous input ''b0' expecting SEMI
DEBUG: Expanding macro '8' ...
DEBUG: End of the token source 'null'
DEBUG: Expanding macro '8' ...
DEBUG: End of the token source 'null'
ERROR: ../src/test/verilog/rest-tests/mips16/IF_stage.v line 39:25 extraneous input ''d1' expecting SEMI

History

#1

Updated by Sergey Smolov over 1 year ago

This error appears in ru.ispras.verilog.parser.sample.IfStageTestCase test case too.

#2

Updated by Sergey Smolov 8 months ago

  • Published in build set to 0.1.1-beta-190722
  • % Done changed from 0 to 100
  • Status changed from New to Closed

Also available in: Atom PDF