Project

General

Profile

Bug #9226

ru.ispras.verilog.parser.VerilogVcegarTestCase.runTest_small_pipeline_pipeline_smv: /src/test/verilog/vcegar-tests/small/pipeline/pipeline_smv.v line 38:10 no viable alternative at input 'property'

Added by Sergey Smolov over 1 year ago. Updated over 1 year ago.

Status:
Closed
Priority:
High
Target version:
Start date:
08/16/2018
Due date:
% Done:

100%

Estimated time:
Detected in build:
master
Platform:
Published in build:

Description

The code fragment:

always begin
   assert property: ((dataOut == tmp_stageTwo + tmp_stageOne) || (dataOut == 0));
 end

produces the following error:

ERROR: ../src/test/verilog/vcegar-tests/small/pipeline/pipeline_smv.v line 38:10 no viable alternative at input 'property'
ERROR: ru/ispras/verilog/parser/grammar/VerilogTreeBuilder.g: node from after line 37:8 mismatched tree node: <unexpected: [@152,773:780='property',<31>,38:10], resync=assert> expecting <UP>
ERROR: ru/ispras/verilog/parser/grammar/VerilogTreeBuilder.g: node from after line 37:8 mismatched tree node: AST_ATTRIBUTES expecting <UP>
ERROR: ru/ispras/verilog/parser/grammar/VerilogTreeBuilder.g: node from after line 37:8 mismatched tree node: UP expecting AST_ATTRIBUTES

The similar error appears in ru.ispras.verilog.parser.VerilogVcegarTestCase.runTest_sdlx_control1_smv test case.

History

#1

Updated by Alexander Kamkin over 1 year ago

  • Assignee changed from Alexander Kamkin to Mikhail Lebedev

Incorrect Verilog code.

#2

Updated by Mikhail Lebedev over 1 year ago

  • % Done changed from 0 to 100
  • Status changed from New to Resolved

Assertions are only available in SystemVerilog. pipeline_smv.v removed.

#3

Updated by Sergey Smolov over 1 year ago

  • Status changed from Resolved to Verified
#4

Updated by Sergey Smolov over 1 year ago

  • Status changed from Verified to Closed

Also available in: Atom PDF