Bug #9225: ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_MPEG_prefixcode: ERROR: ../texas97-tests/MPEG/prefixcode.v line 70:8 no viable alternative at input ';' - Verilog Translator - Open-Source Projects

Actions

Copy link

Bug #9225

closed

ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_MPEG_prefixcode: ERROR: ../texas97-tests/MPEG/prefixcode.v line 70:8 no viable alternative at input ';'

Added by Sergey Smolov over 5 years ago. Updated over 5 years ago.

Status:

Closed

Priority:

High

Assignee:

Mikhail Lebedev

Target version:

0.1

Start date:

08/16/2018

Due date:

% Done:

100%

Estimated time:

Detected in build:

master

Platform:

Published in build:

Description

The ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_MPEG_prefixcode test case produces the following error:

ERROR: /home/ssedai/projects/veritrans/src/test/verilog/texas97-tests/MPEG/prefixcode.v line 70:8 no viable alternative at input ';'
ERROR: ru/ispras/verilog/parser/grammar/VerilogTreeBuilder.g: node from after line 28:9 mismatched tree node: <unexpected: [@189,1211:1211=';',<203>,70:8], resync=if(start==1)begincase(state)2'b00:if(input_stream==0)beginstate=2'b01;end2'b01:beginif(input_stream==0)beginstate=2'b10;endif(input_stream!=0)state=2'b00;end2'b10:beginif(input_stream==1)beginstate=2'b11;done=1;endif(input_stream==0)beginstate=2'b01;endif(input_stream>1)beginstate=2'b00;endend2'b11:if(start==0)beginstate=2'b00;endendcaseend;> expecting <UP>
ERROR: ru/ispras/verilog/parser/grammar/VerilogTreeBuilder.g: node from after line 28:9 mismatched tree node: AST_ATTRIBUTES expecting <UP>
ERROR: ru/ispras/verilog/parser/grammar/VerilogTreeBuilder.g: node from after line 28:9 mismatched tree node: UP expecting AST_ATTRIBUTES