Actions
Task #9216
closedremove tests for Verilog Translator from project
Start date:
08/12/2018
Due date:
% Done:
100%
Estimated time:
Detected in build:
master
Published in build:
Description
Now all the benchmarks (Texas97, VCEGAR, Verilog2SMV/VIS) are added to Verilog Translator project and used there as tests.
In this project we should concentrate on tests for Retrascope.
Updated by Sergey Smolov over 5 years ago
- Subject changed from remove tests for Verilog Translator from project. to remove tests for Verilog Translator from project
Updated by Mikhail Lebedev over 5 years ago
- Status changed from New to Resolved
- % Done changed from 0 to 100
Updated by Sergey Smolov over 5 years ago
- Status changed from Resolved to Closed
Actions