Project

General

Profile

Task #9216

remove tests for Verilog Translator from project

Added by Sergey Smolov about 2 years ago. Updated about 2 years ago.

Status:
Closed
Priority:
Normal
Category:
-
Start date:
08/12/2018
Due date:
% Done:

100%

Estimated time:
Detected in build:
master
Published in build:

Description

Now all the benchmarks (Texas97, VCEGAR, Verilog2SMV/VIS) are added to Verilog Translator project and used there as tests.
In this project we should concentrate on tests for Retrascope.

History

#1

Updated by Sergey Smolov about 2 years ago

  • Subject changed from remove tests for Verilog Translator from project. to remove tests for Verilog Translator from project
#2

Updated by Mikhail Lebedev about 2 years ago

  • % Done changed from 0 to 100
  • Status changed from New to Resolved
#3

Updated by Sergey Smolov about 2 years ago

  • Status changed from Resolved to Closed

Also available in: Atom PDF