Verilog Translator

Use case of the mem_access_addr variable in the data_mem.v module is substituted by the ex_alu_result variable on the higher level (MEM_stage.v) after elaboration. However, mem_access_addr remains in the design as the input variable, but never used.