

## Verilog Translator - Bug #9190

### ru.ispras.verilog.parser.sample.DescriptorBuffersTestCase: incorrect calculation for string parameter values

08/03/2018 04:08 PM - Sergey Smolov

<b>Status:</b>	Closed	<b>Start date:</b>	08/03/2018
<b>Priority:</b>	High	<b>Due date:</b>	
<b>Assignee:</b>	Alexander Kamkin	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	0.1	<b>Published in build:</b>	
<b>Detected in build:</b>	master		
<b>Platform:</b>			

**Description**

The testcase output contains the following description for 'OUTDATA\_REG' parameter:

```
Override parameter: the_write_command_FIFO.the_dp_ram.ram_model.OUTDATA_REG = the_write_command_FIFO.the_dp_ram.outdata_reg_b = Data[type=(BIT_VECTOR 64), value=00100010001100000100101101000011010011101001100010000100001100100010]
```

This parameter is of string type, as it is written in altera\_msgdma\_mod/dispatcher/altsyncram\_model.v:

```
parameter OUTDATA_REG = "UNREGISTERED"
```

## History

### #1 - 08/06/2018 02:52 PM - Alexander Kamkin

The value is correct (not taking the quotes into account):

```
7: 00100010 22 "
6: 00110000 30 0
5: 01001011 4B K
4: 01000011 43 C
3: 01001111 4F 0
2: 01001100 4C L
1: 01000011 43 C
0: 00100010 22 "
```

### #2 - 08/06/2018 03:03 PM - Alexander Kamkin

- Status changed from New to Open

String literal encoding has been fixed:

```
5: 00110000 30 0
4: 01001011 4B K
3: 01000011 43 C
2: 01001111 4F O
1: 01001100 4C L
0: 01000011 43 C
```

### #3 - 08/06/2018 05:03 PM - Alexander Kamkin

A new test case GenerateTestCase has been added. It seems that the problem is in handing generate constructs of nested blocks. The constructs are ignored.

### #4 - 08/06/2018 07:25 PM - Alexander Kamkin

- Status changed from Open to Resolved

Elaboration logic has been fixed.

**#5 - 08/07/2018 06:00 PM - Sergey Smolov**

- Status changed from Resolved to Verified

**#6 - 08/07/2018 06:00 PM - Sergey Smolov**

- Status changed from Verified to Closed