Project

General

Profile

Actions
Copy link

Bug #9160

closed

ru.ispras.verilog.parser.sample.Mips16CoreTopTestCase: Module 'mips_16_core_top' cannot be found

Added by Sergey Smolov about 6 years ago. Updated about 6 years ago.

Status:
Closed
Priority:
High
Assignee:
Alexander Kamkin
Target version:
0.1
Start date:
07/25/2018
Due date:
% Done:

0%

Estimated time:
Detected in build:
master
Platform:
Published in build:

Description

Run the specified jUnit testcase and see the log ending:

Starting the backend 'design-elaborator'...
Module 'mips_16_core_top' cannot be found
Design variables: []
Elaborated variables: {}
Starting the backend 'printer'...

Actions
Copy link
 #1

Updated by Sergey Smolov about 6 years ago

  • Priority changed from Normal to High
Actions
Copy link
 #2

Updated by Alexander Kamkin about 6 years ago

  • Status changed from New to Resolved

There was a bug in handling multilevel includes.

Actions
Copy link
 #3

Updated by Sergey Smolov about 6 years ago

  • Status changed from Resolved to Verified
Actions
Copy link
 #4

Updated by Sergey Smolov about 6 years ago

  • Status changed from Verified to Closed
Actions
Copy link

Also available in: Atom PDF