Verilog Translator

The following code is interpreted as 2-bit size bitvector, than an array:

reg [1:0] memory[0:31];