Project

General

Profile

Bug #8912

file ram.smv: line 332: variable is assigned more than once: m_ram.mem0

Added by Sergey Smolov over 2 years ago. Updated over 1 year ago.

Status:
Closed
Priority:
Normal
Assignee:
Sergey Smolov
Category:
Engine (Transformer)
Target version:
1.0
Start date:
06/01/2018
Due date:
% Done:

100%

Estimated time:
Detected in build:
master
Platform:
Published in build:
1.1.1-beta-190722

Description

The nuXmv model checker fails to elaborate designs that assign same variable in different processes.
See ram.v & fifo.v Verilog modules.

Related issues

Related to Retrascope - Feature #9039: Support for designs that assign to variable more than onceClosed06/29/2018

Actions

History

#1

Updated by Sergey Smolov over 2 years ago

  • Assignee set to Sergey Smolov
#2

Updated by Sergey Smolov over 2 years ago

  • Related to Feature #9039: Support for designs that assign to variable more than once added
#3

Updated by Sergey Smolov over 2 years ago

  • Assignee changed from Sergey Smolov to Mikhail Lebedev
#4

Updated by Sergey Smolov over 2 years ago

  • % Done changed from 0 to 100
  • Assignee changed from Mikhail Lebedev to Sergey Smolov
  • Status changed from New to Resolved

Fixed in 7cf2a84e

#5

Updated by Sergey Smolov about 2 years ago

  • Category set to Engine (Transformer)
#6

Updated by Sergey Smolov over 1 year ago

  • Published in build set to 1.1.1-beta-190722
  • Status changed from Resolved to Closed

Also available in: Atom PDF