file ram.smv: line 332: variable is assigned more than once: m_ram.mem0
Detected in build:
Published in build:
The nuXmv model checker fails to elaborate designs that assign same variable in different processes.
See ram.v & fifo.v Verilog modules.