Project

General

Profile

Actions
Copy link

Bug #8779

closed

mips16/data_mem.v: wrong type for define-containing declaration of 'ram_addr' wire

Added by Sergey Smolov almost 7 years ago. Updated over 6 years ago.

Status:
Closed
Priority:
Normal
Assignee:
Alexander Kamkin
Target version:
0.1
Start date:
03/23/2018
Due date:
% Done:

0%

Estimated time:
Detected in build:
master
Platform:
Published in build:

Description

The right-hand side of following statement:

wire [`DATA_MEM_ADDR_WIDTH-1 : 0] ram_addr = mem_access_addr[`DATA_MEM_ADDR_WIDTH-1 : 0];

is represented by Verilog Translator as follows (SMT_LIB format):
(BVEXTRACT 2 0 (BVEXTRACT 7 0 mem_access_addr))

The left-hand side has no ranges - it contains "ram_addr" variable only.

Actions
Copy link
 #1

Updated by Sergey Smolov almost 7 years ago

  • Subject changed from mips16/data_mem.v: wrong right-hand side expression in assignment to mips16/data_mem.v: wrong type for define-containing declaration of 'ram_addr' wire
Actions
Copy link
 #2

Updated by Alexander Kamkin almost 7 years ago

  • Status changed from New to Resolved
Actions
Copy link
 #3

Updated by Alexander Kamkin over 6 years ago

  • Status changed from Resolved to Closed
Actions
Copy link

Also available in: Atom PDF