VerilogStaticChecker causes an exception when handling variables with parameter-defined length
The reason is clear. Parameters (except, probably,
localparam) are considered as variables until the design is elaborated (they can be redefined in instances).
VerilogStaticChecker works at the AST level.
A possible workaround is to use default values in
VerilogStaticChecker and to use final values in