descriptor for (VHDL) variables & signals
Detected in build:
Published in build:
Implement a descriptor that keeps values of all the attributes of VHDL variable/signal.
All the other auxiliary data that is somehow connected with variable could also be added to this descriptor.