Project

General

Profile

Task #5688

implement test-to-VHDL printer

Added by Sergey Smolov over 4 years ago. Updated about 4 years ago.

Status:
Closed
Priority:
Normal
Category:
Engine (Printer)
Target version:
Start date:
03/05/2015
Due date:
% Done:

100%

Estimated time:
Detected in build:
svn
Published in build:
20150701

Description

The printer should generate VHDL testbenchs that can be simulated using ModelSim or GHDL simulator.

History

#1

Updated by Sergey Smolov over 4 years ago

  • Subject changed from [test][printer][vhdl] implement testbench-to-VHDL printer to [test][printer][vhdl] implement test-to-VHDL printer
#2

Updated by Sergey Smolov over 4 years ago

  • Subject changed from [test][printer][vhdl] implement test-to-VHDL printer to implement test-to-VHDL printer
  • Category set to 67
#3

Updated by Igor Melnichenko over 4 years ago

  • Status changed from New to Open
  • % Done changed from 0 to 50

Errors in currently generated testbenches are gathered.

#4

Updated by Igor Melnichenko about 4 years ago

  • Status changed from Open to Resolved
  • % Done changed from 50 to 100
#5

Updated by Sergey Smolov about 4 years ago

  • Status changed from Resolved to Verified
#6

Updated by Sergey Smolov about 4 years ago

  • Status changed from Verified to Closed
  • Published in build set to 20150701

Also available in: Atom PDF