Actions
Task #5688
closedimplement test-to-VHDL printer
Start date:
03/05/2015
Due date:
% Done:
100%
Estimated time:
Detected in build:
svn
Published in build:
20150701
Description
The printer should generate VHDL testbenchs that can be simulated using ModelSim or GHDL simulator.
Updated by Sergey Smolov almost 10 years ago
- Subject changed from [test][printer][vhdl] implement testbench-to-VHDL printer to [test][printer][vhdl] implement test-to-VHDL printer
Updated by Sergey Smolov almost 10 years ago
- Subject changed from [test][printer][vhdl] implement test-to-VHDL printer to implement test-to-VHDL printer
- Category set to 67
Updated by Igor Melnichenko over 9 years ago
- Status changed from New to Open
- % Done changed from 0 to 50
Errors in currently generated testbenches are gathered.
Updated by Igor Melnichenko over 9 years ago
- Status changed from Open to Resolved
- % Done changed from 50 to 100
Updated by Sergey Smolov over 9 years ago
- Status changed from Resolved to Verified
Updated by Sergey Smolov over 9 years ago
- Status changed from Verified to Closed
- Published in build set to 20150701
Actions