

## Retrascope - Task #5549

### [vhdl][cfg][parser] add support of instantiation

01/12/2015 03:56 PM - Sergey Smolov

|  |               |                            |            |
|--|---------------|----------------------------|------------|
| <b>Status:</b>   | Closed        | <b>Start date:</b>         | 01/12/2015 |
| <b>Priority:</b>   | Normal        | <b>Due date:</b>           |            |
| <b>Assignee:</b>   | Sergey Smolov | <b>% Done:</b>             | 100%       |
| <b>Category:</b>   |               | <b>Estimated time:</b>     | 0.00 hour  |
| <b>Target version:</b>   | 0.2           | <b>Published in build:</b> | 20150307   |
| <b>Detected in build:</b>  | svn           |                            |            |
| <b>Description</b>   |               |                            |            |
| Implement a support in modules' instances at the CFG level.<br>Elaborate VHDL/Verilog designs from project test suite, that contain instances. |               |                            |            |

#### History

##### #1 - 01/21/2015 12:35 PM - Sergey Smolov

- Status changed from New to Open

##### #2 - 01/22/2015 12:04 PM - Sergey Smolov

- Subject changed from [cfg] add support of instantiation to [vhdl][cfg][parser] add support of instantiation

##### #3 - 02/02/2015 03:31 PM - Sergey Smolov

- Status changed from Open to Resolved

- % Done changed from 0 to 100

- Published in build set to r1509

##### #4 - 03/07/2015 11:08 PM - Sergey Smolov

- Status changed from Resolved to Closed

- Published in build changed from r1509 to 20150307