Project

General

Profile

Actions
Copy link

Task #5549

closed

[vhdl][cfg][parser] add support of instantiation

Added by Sergey Smolov almost 10 years ago. Updated over 9 years ago.

Status:
Closed
Priority:
Normal
Assignee:
Sergey Smolov
Category:
-
Target version:
0.2
Start date:
01/12/2015
Due date:
% Done:

100%

Estimated time:
Detected in build:
svn
Published in build:
20150307

Description

Implement a support in modules' instances at the CFG level.
Elaborate VHDL/Verilog designs from project test suite, that contain instances.

Actions
Copy link
 #1

Updated by Sergey Smolov almost 10 years ago

  • Status changed from New to Open
Actions
Copy link
 #2

Updated by Sergey Smolov almost 10 years ago

  • Subject changed from [cfg] add support of instantiation to [vhdl][cfg][parser] add support of instantiation
Actions
Copy link
 #3

Updated by Sergey Smolov almost 10 years ago

  • Status changed from Open to Resolved
  • % Done changed from 0 to 100
  • Published in build set to r1509
Actions
Copy link
 #4

Updated by Sergey Smolov over 9 years ago

  • Status changed from Resolved to Closed
  • Published in build changed from r1509 to 20150307
Actions
Copy link

Also available in: Atom PDF