

## Verilog Translator - Task #5160

### Обработка комментариев в define

07/28/2014 03:04 PM - Alexander Kamkin

<b>Status:</b>	Closed	<b>Start date:</b>	07/28/2014
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Alexander Kamkin	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	0.1	<b>Published in build:</b>	
<b>Detected in build:</b>	svn		
<b>Description</b>			
Verilog-препроцессор (в отличие от препроцессора C) игнорирует комментарии.			
<pre>`define my_constant my_value // my_comment: my_constant = my_value</pre>			
Нужно это учесть.			

#### History

**#1 - 07/28/2014 07:36 PM - Alexander Kamkin**

- Status changed from New to Resolved

**#2 - 08/20/2014 02:13 PM - Alexander Kamkin**

- Status changed from Resolved to Closed