Actions
Task #4069
closedDecomposition of the BVSHL into BVLSHL and BVASHL
Start date:
04/04/2013
Due date:
% Done:
100%
Estimated time:
Detected in build:
svn
Published in build:
0.2
Description
I know that the left arithmetic shift works as the left logical shift, but in Verilog two operators <<< and << exists. To distinguish them, I suggest splitting BVSHL
into BVLSHL
and BVASHL
(as it is done for the right shift operator).
P.S. BVLSHL
and BVASHL
processing may be the same.
Updated by Sergey Smolov over 11 years ago
- Status changed from New to Resolved
- Assignee changed from Sergey Smolov to Alexander Kamkin
Идентификаторы BVLSHL и BVASHL добавил, обе транслируются в один и тот же оператор SMT-LIB
r65
Updated by Sergey Smolov over 11 years ago
- % Done changed from 0 to 100
- Published in build set to 0.2
Updated by Sergey Smolov over 11 years ago
- Status changed from Resolved to Closed
Actions