Decomposition of the BVSHL into BVLSHL and BVASHL
I know that the left arithmetic shift works as the left logical shift, but in Verilog two operators <<< and << exists. To distinguish them, I suggest splitting
BVASHL (as it is done for the right shift operator).
BVASHL processing may be the same.