

## Verilog Translator - Bug #10382

java.lang.IllegalArgumentException: expression=(BVREPEAT test.uut.\_saxi\_maskwidth 1)

06/18/2020 09:07 AM - Sergey Smolov

<b>Status:</b>	Closed	<b>Start date:</b>	06/18/2020
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Sergey Smolov	<b>% Done:</b>	100%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	0.1	<b>Published in build:</b>	0.1.3-beta-201002
<b>Detected in build:</b>	git		
<b>Platform:</b>			

### Description

```
java.lang.IllegalArgumentException: expression=(BVREPEAT test.uut._saxi_maskwidth 1)
    at ru.ispras.fortress.util.InvariantChecks.checkTrue (InvariantChecks.java:53)
    at ru.ispras.fortress.util.InvariantChecks.checkNotNull (InvariantChecks.java:109)
    at ru.ispras.verilog.parser.elaborator.VerilogElaborator.defineParameter (VerilogElaborator.java:1074)
    at ru.ispras.verilog.parser.elaborator.VerilogElaborator.createVariableAndBinding (VerilogElaborator.java:526)
    at ru.ispras.verilog.parser.elaborator.VerilogElaborator.createVariablesAndBindings (VerilogElaborator.java:910)
    at ru.ispras.verilog.parser.elaborator.VerilogElaborator.createVariablesAndBindings (VerilogElaborator.java:883)
    at ru.ispras.verilog.parser.elaborator.VerilogElaborator.expand (VerilogElaborator.java:330)
    at ru.ispras.verilog.parser.elaborator.VerilogElaborator.start (VerilogElaborator.java:231)
    at ru.ispras.verilog.parser.VerilogSyntaxBackends.start (VerilogSyntaxBackends.java:55)
    at ru.ispras.verilog.parser.VerilogTranslator.start (VerilogTranslator.java:212)
    at ru.ispras.verilog.parser.sample.VerilogPrinter.main (VerilogPrinter.java:45)
    at ru.ispras.verilog.parser.sample.VerilogPrinterTestCase.runTest (VerilogPrinterTestCase.java:50)
```

### Associated revisions

#### Revision ff8ec5fa - 06/18/2020 09:09 AM - Sergey Smolov

test: junit test case (#10382)

Signed-off-by: Sergey Smolov <[smolov@ispras.ru](mailto:smolov@ispras.ru)>

#### Revision cd3bd605 - 06/22/2020 01:04 PM - Sergey Smolov

bugfix (#10382)

Add rule for BVEXTRACT operation.

Signed-off-by: Sergey Smolov <[smolov@ispras.ru](mailto:smolov@ispras.ru)>

### History

#### #1 - 06/18/2020 09:09 AM - Sergey Smolov

Run `ru.ispras.verilog.parser.sample.Bug10382TestCase` to reproduce the bug.

#### #2 - 06/22/2020 01:06 PM - Sergey Smolov

- % Done changed from 0 to 100

- Assignee set to Sergey Smolov

- Status changed from New to Resolved

#### #3 - 10/02/2020 02:53 PM - Sergey Smolov

- Published in build set to 0.1.3-beta-201002

- Status changed from Resolved to Closed