Project

General

Profile

Actions
Copy link

Bug #10237

closed

ru.ispras.verilog.parser.VerilogTexas97TestSuite#runTest_Pi_Bus_single_master_main2: ERROR: Cycle inclusion at: '...bus.v'

Added by Sergey Smolov almost 3 years ago. Updated over 2 years ago.

Status:
Closed
Priority:
High
Assignee:
Alexey Danilov
Target version:
0.1
Start date:
04/08/2020
Due date:
% Done:

0%

Estimated time:
Detected in build:
git
Platform:
Published in build:
0.1.3-beta-201002

Description

The tool reports about cycle inclusion, but the described file does not contain includes at all.
Run ru.ispras.verilog.parser.VerilogTexas97TestSuite#runTest_Pi_Bus_single_master_main2 to reproduce it.

Actions
Copy link
 #1

Updated by Alexey Danilov almost 3 years ago

  • Status changed from New to Resolved
Actions
Copy link
 #2

Updated by Sergey Smolov almost 3 years ago

  • Status changed from Resolved to Verified
Actions
Copy link
 #3

Updated by Sergey Smolov over 2 years ago

  • Status changed from Verified to Closed
  • Published in build set to 0.1.3-beta-201002
Actions
Copy link

Also available in: Atom PDF