Project

General

Profile

Bug #10237

ru.ispras.verilog.parser.VerilogTexas97TestSuite#runTest_Pi_Bus_single_master_main2: ERROR: Cycle inclusion at: '...bus.v'

Added by Sergey Smolov 4 months ago. Updated 4 months ago.

Status:
Verified
Priority:
High
Assignee:
Alexey Danilov
Target version:
0.1
Start date:
04/08/2020
Due date:
% Done:

0%

Estimated time:
Detected in build:
git
Platform:
Published in build:

Description

The tool reports about cycle inclusion, but the described file does not contain includes at all.
Run ru.ispras.verilog.parser.VerilogTexas97TestSuite#runTest_Pi_Bus_single_master_main2 to reproduce it.

Associated revisions

Revision 4ca35f13 (diff)
Added by Sergey Smolov 4 months ago

junit: test case to reproduce bug (#10237)

Signed-off-by: Sergey Smolov <>

Revision 74e62242 (diff)
Added by AAD2000 4 months ago

Bug #10237 fixed

History

#1

Updated by Alexey Danilov 4 months ago

  • Status changed from New to Resolved
#2

Updated by Sergey Smolov 4 months ago

  • Status changed from Resolved to Verified

Also available in: Atom PDF